

**NOTES:**

- 1. Project Drawing Numbers:
  - Raw PCB 100-0320609-A1
  - Gerber Files 110-0320609-A1
  - PCB Design Files 120-0320609-A1
  - Assembly Drawing 130-0320609-A1
  - Fab Drawing 140-0320609-A1
  - Schematic Drawing 150-0320609-A1
  - PCB Film 160-0320609-A1
  - Bill of Materials 170-0320609-A1
  - Schematic Design Files 180-0320609-A1
  - Functional Specification 210-0320609-A1
  - PCB Layout Guidelines 220-0320609-A1
  - Assembly Rework 320-0320609-A1

2. 951 Parts, 58 Library Parts, 806 Nets, 4679 Pins



PAGE	DESCRIPTION
1	Title, Notes, Block Diagram, Revision History
2	Power
3	RX 1 Equalizer
4	RX 2 Equalizer
5	RX 1 Deserializer
6	TX 1 Serializer
7	TX 2 Serializer
8	Video Sync Separator
9	Clock Generation
10	HSMC Connector
11	
12	
13	
14	
15	
16	
17	
18	
19	
20	
21	
22	
23	
24	
25	
26	
27	

 Digital Ground



Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121		
<b>HSMC SDI Interface board</b>		
Copyright (c) 2007, Altera Corporation. All Rights Reserved.		
B	150-0320609-A1	A-2
Friday, August 01, 2008		1 20

# POWER





Output Bulk Decoupling

<Title>	
B	<Doc>
Friday, August 01, 2008	
2	10

<RevCod


# RX1 EQUALIZER



<Title>	
B	<Doc>
Friday, August 01, 2008	
3	10






# TX1 SERIALIZER



<Title>	
B	<Doc>
Friday, August 01, 2008	
6	10

<RevCod>





# TX2 SERIALIZER



<Title>	
B	<Doc>
Friday, August 01, 2008	
7	10


<RevCod>

# MULTI-FORMAT VIDEO SYNC SEPARATOR




<Title>	
B	<Doc>
Monday, February 11, 2008	
8	10

# SD / HD VIDEO CLOCK GENERATOR WITH GENLOCK



<Title>		<RevCod>	
B	<Doc>		
Friday, August 01, 2008		9	10



<Title>	
B	<Doc>
Monday, February 11, 2008	
10	10