Features
| | Two simultaneous LVDS output clocks with selectable frequencies and Hi-Z capability: |
| | SD clock: 27 MHz or 67.5 MHz |
| | HD clock: 74.25 MHz, 74.25/1.001 MHz, 148.5 MHz or 148.5/1.001 MHz |
| | Low-jitter output clocks may be directly connected to an FPGA serializer to meet SMPTE SDI jitter specifications |
| | Top of Frame (TOF) pulse with programmable output format timing and Hi-Z capability |
| | Two reference ports (A and B) with H and V sync inputs |
| | Supports cross-locking of input and output timing |
| | External loop filter allows control of loop bandwidth, jitter transfer, and lock time characteristics |
| | Free run or Holdover operation on loss of reference |
| | User-defined free run control voltage input |
| | I
2C interface and control registers
|
| | 3.3V and 2.5V supplies |
General Description
The LMH1982 is a multi-rate video clock generator ideal for use in a wide range of 3-Gbps (3G), high-definition (HD), and
standard-definition (SD) video applications, such as video synchronization, serial digital interface (SDI) serializer and
deserializer (SerDes), video conversion, video editing, and other broadcast and professional video systems.
The LMH1982 can generate two simultaneous SD and HD clocks and a Top of Frame (TOF) pulse. More...
Applications
| | Video genlock and synchronization |
| | FPGA SDI SerDes recovered clock generation |
| | Triple rate 3G/HD/SD-SDI SerDes |
| | Video capture, conversion, editing and distribution |
| | Video displays and projectors |
| | Broadcast and professional video equipment |
| |
| Parameters | Values |
| Function |
Video Clock and Timing Generator |
| Supported Video Formats |
NTSC , 48-kHz audio clock input, 720p , 576i/p , 480i/p , 1080i/p, PAL |
| Supply Voltage |
3.3 Volt |
| OtherSupply Voltage |
2.5V |
| Temperature Min |
0 deg C |
| Temperature Max |
70 deg C |
Typical Performance
click for larger image
| |
Also Recommended
| LMH1981▲ | Companion Multi-Format Video Sync Seperator |
Additional Resources
Design Tools
Application Notes

Block Diagram
click for larger image
|