| Overview
|
| Diagrams
|
| Parametrics
|
| Documents
|
| Order
|
| Boards
|
| Packaging
|
| Tools
|
| Reliability
|
| Videos
|
|
Features
| | Two simultaneous LVDS output clocks with selectable frequencies and Hi-Z capability: |
| | SD clock: 27 MHz or 67.5 MHz |
| | HD clock: 74.25 MHz, 74.25/1.001 MHz, 148.5 MHz or 148.5/1.001 MHz |
| | Low-jitter output clocks may be directly connected to an FPGA serializer to meet SMPTE SDI jitter specifications |
| | Top of Frame (TOF) pulse with programmable output format timing and Hi-Z capability |
| | Two reference ports (A and B) with H and V sync inputs |
| | Supports cross-locking of input and output timing |
| | External loop filter allows control of loop bandwidth, jitter transfer, and lock time characteristics |
| | Free run or Holdover operation on loss of reference |
| | User-defined free run control voltage input |
| | I
2C interface and control registers
|
| | 3.3V and 2.5V supplies |
Description The LMH1982 is a multi-rate video clock generator ideal for use in a wide range of 3-Gbps (3G), high-definition (HD), and
standard-definition (SD) video applications, such as video synchronization, serial digital interface (SDI) serializer and
deserializer (SerDes), video conversion, video editing, and other broadcast and professional video systems.
The LMH1982 can generate two simultaneous SD and HD clocks and a Top of Frame (TOF) pulse. In genlock mode, the device's
phase locked loops (PLLs) can synchronize the output signals to H sync and V sync input signals applied to either of the reference
ports. The input reference can have analog timing from National's LMH1981 multi-format video sync separator or digital timing
from an SDI deserializer and should conform to the major SD and HD standards. When a loss of reference occurs, the device
can default to free run operation where the output timing accuracy will be determined by the external bias on the free run
control voltage input.
The LMH1982 can replace discrete PLLs and field-programmable gate array (FPGA) PLLs with multiple voltage controlled crystal
oscillators (VCXOs). Only one 27.0000 MHz VCXO and loop filter are externally required for genlock mode. The external loop
filter as well as programmable PLL parameters can provide narrow loop bandwidths to minimize jitter transfer. HD clock output
jitter as low as 40 ps peak-to-peak can help designers using FPGA SerDes meet stringent SDI output jitter specifications.
The LMH1982 is offered in a space-saving 5 mm x 5 mm 32-pin LLP package and provides low total power consumption of about
250 mW (typical).
Applications
| | Video genlock and synchronization |
| | FPGA SDI SerDes recovered clock generation |
| | Triple rate 3G/HD/SD-SDI SerDes |
| | Video capture, conversion, editing and distribution |
| | Video displays and projectors |
| | Broadcast and professional video equipment |
|
Also Recommended
| LMH1981▲ | Companion Multi-Format Video Sync Seperator |
|
|
| Paramaters / Values | LMH1982 | LMH1981 |
| Function | Video Clock and Timing Generator
| Sync Separator
|
| Supported Video Formats | NTSC , 48-kHz audio clock input, 720p , 576i/p , 480i/p , 1080i/p, PAL
| SD bi-level and HD tri-level sync, NTSC , 720p , 1080i/p , 576i/p , 480i/p , PAL
|
| Supply Voltage | 3.3 Volt
| 3.3 Volt
|
| OtherSupply Voltage | 2.5V
| 3.3V to 5V
|
| Temperature Min | 0 deg C
| -40 deg C
|
| Temperature Max | 70 deg C
| 85 deg C
|
Datasheet
Featured Application Notes
More Application Notes
Part Number(s) (NSID) | Top View | Availability | Current Reported Stock | Budgetary Pricing | Standard Pack Size |
LMH1982SQE/NOPB
RoHS | | Full production Lead Time: 6 weeks
 |
| $16.50 each at 1K+ pcs | reel of 250 |
LMH1982SQ/NOPB
RoHS | | Full production Lead Time: 8 weeks
| | Distributor | Region | Qty |
| DIGIKEY |  | Worldwide | 0 |
| $16.50 each at 1K+ pcs | reel of 1000 |
LMH1982SQX/NOPB
RoHS | | Full production Lead Time: 8 weeks
| | Distributor | Region | Qty |
| DIGIKEY |  | Worldwide | 0 |
| $16.50 each at 1K+ pcs | reel of 4500 |
Part Number(s) (NSID) | Description | Availability | Current Reported Stock | Budgetary Pricing | Standard Pack Size |
LMH1982SQEEVAL
| Evaluation Board for the LMH1982 Multi-Rate Video Clock Generator with LMH1981 HD/SD Video Sync Separator | Full production Lead Free (RoHS)
|
| $325.00 each | 1 |
| Description:
The LMH1982 evaluation board platform was designed by National Semiconductor to demonstrate the excellent clock jitter performance of the LMH1982 multi-rate video clock and timing generator in a genlock application with the LMH1981 multi-format video sync separator. The evaluation platform consists of the LMH1982 evaluation board and a USB interface board, and can be controlled from a PC using Nationals LMH1982 evaluation software.
The board provides input ports to apply analog or digital input reference signals and SMA output ports to transmit the LVDS SD and HD clocks. Headers and test points are provided to access other important I/O signals, such as the output Top of Frame (TOF) pulse timing generated by the LMH1982. The external VCXO and loop filter components are located on the top side of the board for easy modification and optimization of circuit performance. The on-board DIP switches can be used to control various input modes to the LMH1982, such as device reset and signal gating (tri-state) of the LMH1981 output syncs.
Contents:
- A Fully Assembled LMH1982SQE Evaluation Board
- LMH1982SQE Data Sheet
- LMH1982SQE Evaluation Board Application Note (AN-1841)
- LMH1982SQE Evaluation Software User Guide
- USB Interface Board
- USB Cable
|
Part Number(s) (NSID) | Description | Availability | Current Reported Stock | Budgetary Pricing | Standard Pack Size |
ML571-1982CLK
| High-Performance SMPTE Video Clock Module for Xilinx ML571 Serial Digital Video Board | Full production
|
| $299.00 each | 1 |
| National Semiconductor Enables the Xilinx Virtex 5 FPGA to Comply with SMPTE Jitter Requirements
The ML571-1982 CLK reference clock module features National Semiconductor`s highly-integrated multi-rate video clock generator. The LMH1982 can generate two simultaneous SD and HD output clocks genlocked to either the recovered H and V syncs from a Xilinx Virtex-5 LXT FPGA or from the outputs of an LMH1981 sync separator. Additionally, the LMH1982 provides an output Top of Frame timing pulse. In the event of a loss of reference, the device can be configured to default to either free run or holdover operation.
This reference design provides a proven video clocking solution for FPGAs that complies with stringent SDI jitter requirements, including the stringent SMPTE 424M standard for 3G-SDI. Integration, ease and flexibility of design, are demonstrated by the LMH1982 requiring a few additional components, and only one 27 MHz VCXO. An additional benefit of the LMH1982 is the programmable charge pump current control register for dynamic control of PLL bandwidth. A wide loop bandwidth can be programmed for faster PLL lock time or a narrow loop bandwidth can be programmed for maximum input attenuation.
See more details on the Video Timing Solutions page. |
Reliability Metrics
| Part Number |
Process |
EFR Reject |
EFR Sample Size |
PPM |
LTA Rejects |
LTA Device Hours |
FITS |
MTTF (Hours) |
|
LMH1982SQ | BICMOS8B+ | 0 | 1152 | 0 | 0 | 743900 | 5 | 211083656
|
|
LMH1982SQE | BICMOS8B+ | 0 | 1152 | 0 | 0 | 743900 | 5 | 211083656
|
|
LMH1982SQX | BICMOS8B+ | 0 | 1152 | 0 | 0 | 743900 | 5 | 211083656
|
Note: The Early Failure Rates (EFR) were calculated as point estimate PPM based on rejects and sample size for EFR.
The Long Term Failure Rates were calculated
at 60% confidence using the Arrhenius equation at 0.7eV activation energy and derating the assumed stress
temperature of 150°C to an application temperature of 55°C.
For more information on Reliability Metrics, please click here.
| LMH1981 / LMH1982 SDI Clocking Demo |
|
|---|
| |  |
| LMH1981 / LMH1982 SDI Clocking Demo Date: 7/2/2009 Length: 0:02:07 |
|
|