LMH1982 - Multi-Rate Video Clock Generator with Genlock
Datasheet Packaging Samples & Pricing Eval. Boards Reliability Design Tools Application Notes Knowledge Base

Features
Two simultaneous LVDS output clocks with selectable frequencies and Hi-Z capability:
SD clock: 27 MHz or 67.5 MHz
HD clock: 74.25 MHz, 74.25/1.001 MHz, 148.5 MHz or 148.5/1.001 MHz
Low-jitter output clocks may be directly connected to an FPGA serializer to meet SMPTE SDI jitter specifications
Top of Frame (TOF) pulse with programmable output format timing and Hi-Z capability
Two reference ports (A and B) with H and V sync inputs
Supports cross-locking of input and output timing
External loop filter allows control of loop bandwidth, jitter transfer, and lock time characteristics
Free run or Holdover operation on loss of reference
User-defined free run control voltage input
I 2C interface and control registers
3.3V and 2.5V supplies

General Description


The LMH1982 is a multi-rate video clock generator ideal for use in a wide range of 3-Gbps (3G), high-definition (HD), and standard-definition (SD) video applications, such as video synchronization, serial digital interface (SDI) serializer and deserializer (SerDes), video conversion, video editing, and other broadcast and professional video systems.

The LMH1982 can generate two simultaneous SD and HD clocks and a Top of Frame (TOF) pulse. More...


Applications


Video genlock and synchronization
FPGA SDI SerDes recovered clock generation
Triple rate 3G/HD/SD-SDI SerDes
Video capture, conversion, editing and distribution
Video displays and projectors
Broadcast and professional video equipment
 

ParametersValues
Function Video Clock and Timing Generator
Supported Video Formats NTSC , 48-kHz audio clock input, 720p , 576i/p , 480i/p , 1080i/p, PAL
Supply Voltage 3.3 Volt
OtherSupply Voltage 2.5V
Temperature Min 0 deg C
Temperature Max 70 deg C


Typical Performance


click for larger image


  Also Recommended
LMH1981Companion Multi-Format Video Sync Seperator
Additional Resources
Design Tools

Application Notes


Block Diagram


click for larger image



Datasheet
RoHS Compliance Information Size in KbytesDate Click link below to Download
LMH1982 Multi-Rate Video Clock Generator with Genlock 735
Kbytes
29-Mar-09 Download

If you have trouble printing or viewing PDF file(s), see Printing Problems.


Package Availability, Models, Samples & Pricing
Part NumberPackageFactory Lead TimeModelsSamples &
Electronic
Orders
Budgetary PricingStd
Pack
Size
Package
Marking
Format
TypePinsSpec.MSL
Rating
Peak
Reflow
RoHS
Report
CAD
Symbols
WeeksQtyQty$US each
LMH1982SQEEVALEvaluation Board for the LMH1982 Multi-Rate Video Clock Generator with LMH1981 HD/SD Video Sync SeparatorFull productionN/A
 
Buy Now
1+$325.001-
N/AN/A
ML571-1982CLKHigh-Performance SMPTE Video Clock Module for Xilinx ML571 Serial Digital Video BoardFull productionN/A
 
Buy Now
1+$299.001-
N/AN/A
LMH1982SQELLP32NOPB1260RoHS N/A Full productionN/A
Samples
Buy Now
1K+$16.50reel
of
250
NS
UZXYTT
L1982SQ
6 weeks500
LMH1982SQLLP32NOPB1260RoHS N/A Full productionN/A
 
Buy Now
1K+$16.50reel
of
1000
NS
UZXYTT
L1982SQ
8 weeks2000
LMH1982SQXLLP32NOPB1260RoHS N/A Full productionN/A
 
Buy Now
1K+$16.50reel
of
4500
NS
UZXYTT
L1982SQ
8 weeksN/A

General Description


The LMH1982 is a multi-rate video clock generator ideal for use in a wide range of 3-Gbps (3G), high-definition (HD), and standard-definition (SD) video applications, such as video synchronization, serial digital interface (SDI) serializer and deserializer (SerDes), video conversion, video editing, and other broadcast and professional video systems.

The LMH1982 can generate two simultaneous SD and HD clocks and a Top of Frame (TOF) pulse. In genlock mode, the device's phase locked loops (PLLs) can synchronize the output signals to H sync and V sync input signals applied to either of the reference ports. The input reference can have analog timing from National's LMH1981 multi-format video sync separator or digital timing from an SDI deserializer and should conform to the major SD and HD standards. When a loss of reference occurs, the device can default to free run operation where the output timing accuracy will be determined by the external bias on the free run control voltage input.

The LMH1982 can replace discrete PLLs and field-programmable gate array (FPGA) PLLs with multiple voltage controlled crystal oscillators (VCXOs). Only one 27.0000 MHz VCXO and loop filter are externally required for genlock mode. The external loop filter as well as programmable PLL parameters can provide narrow loop bandwidths to minimize jitter transfer. HD clock output jitter as low as 40 ps peak-to-peak can help designers using FPGA SerDes meet stringent SDI output jitter specifications.

The LMH1982 is offered in a space-saving 5 mm x 5 mm 32-pin LLP package and provides low total power consumption of about 250 mW (typical).

Reliability Metrics


Part Number Process EFR Reject EFR Sample Size PPM LTA Rejects LTA Device Hours FITS MTTF (Hours)
LMH1982SQBICMOS8B+01152007439005211083656
LMH1982SQEBICMOS8B+01152007439005211083656
LMH1982SQXBICMOS8B+01152007439005211083656

Note: The Early Failure Rates (EFR) were calculated as point estimate PPM based on rejects and sample size for EFR. The Long Term Failure Rates were calculated at 60% confidence using the Arrhenius equation at 0.7eV activation energy and derating the assumed stress temperature of 150°C to an application temperature of 55°C.

For more information on Reliability Metrics, please click here.


Design Tools


TitleSize in Kbytes Date Click link below to Download    
LMH1982 Evaluation Software User Guide 956 Kbytes 19-May-2008 View Online Download  
LMH1982 Software Setup 567 Kbytes 19-May-2008 View Download  

If you have trouble printing or viewing PDF file(s), see Printing Problems.

Application Notes


TitleSize in Kbytes Date Click link below to Download
AN-1841: Application Note 1841 LMH1982 Evaluation Board User Guide 913
Kbytes
21-May-08 Download
AN-1841 (Chinese): Application Note 1841 LMH1982 Evaluation Board User Guide
599 Kbytes  
AN-1893: Application Note 1893 Demonstrating SMPTE-Compliant SDI Output Jitter Using the LMH1982 and Virtex-5 GTP Transmitter 2197
Kbytes
3-Oct-08 Download
AN-1971: Application Note 1971 Triple Rate SDI IP FPGA Resource Utilization on the SDXILEVK/AES-EXP-SDI-G Reference Design 195
Kbytes
6-May-09 Download

If you have trouble printing or viewing PDF file(s), see Printing Problems.

More Application Notes


TitleSize in Kbytes Date Click link below to Download
AN-1681: Application Note 1681 Design Migration from the LM1881 to the LMH1980 143
Kbytes
2-Aug-07 Download
AN-1681 (Japanese): Application Note 1681 Design Migration from the LM1881 to the LMH1980
119 Kbytes   Download
AN-1599: Application Note 1599 LMH1981 Evaluation Board Instruction Manual 503
Kbytes
11-Feb-09 Download
AN-1618: Application Note 1618 LMH1980 Evaluation Board Instruction Manual 674
Kbytes
19-Jul-07 Download
AN-1618 (Japanese): Application Note 1618 LMH1980 Evaluation Board Instruction Manual
412 Kbytes   Download

If you have trouble printing or viewing PDF file(s), see Printing Problems.

[Information as of 7-Nov-2009]