Features • LVDS Interface to Host FPGA • No external VCO or clock ref required • Integrated Variable Output Cable Driver • 3.3V SMBus configuration interface • Integrated TXCLK PLL cleans clock noise • Small 48pin LLP package • Industrial Temperature range:-40°C to 85°C Description The LMH0340/0040/0070/0050 SDI Serializers are part of National’s family of FPGA-Attach SER/DES products supporting 5-bit LVDS interfaces with FPGAs. An FPGA Host will format data with supplied IP such that the output of the LMH0340 is compliant with the requirements of DVB-ASI, SMPTE 259M-C, SMPTE 292M and SMPTE 424M standards. See for details on which Standards are supported per device. The interface between the SER (Serializer) and the FPGA consists of a 5 bit wide LVDS data bus, an LVDS clock and an SMBus interface. The LMH0340/0040/0070 SER devices include an integrated cable driver which is fully compliant with all of the SMPTE specifications listed above. The LMH0050 has a CML output driver that can drive a differential transmission line or interface to a cable driver. The FPGA-Attach SER/DES family is supported by a suite of IP which allows the design engineer to quickly develop video applications using the SER/DES products. The SER is packaged in a physically small 48 pin LLP package. Key Specification • Output compliant with SMPTE 424M, SMPTE 292M, SMPTE 259M-C and DVB-ASI (See Table 1) • Typical power dissipation: 440 mW • 30 ps typical output jitter (HD, 3G) Applications • SDI interfaces for: • Video Cameras • DVRs • Video Switchers • Video Editing Systems

MY BRIEFCASE                                       Click any "Briefcase" icon to add an item

Typical Application *click for larger image	Block Diagram *click for larger image
Typical Performance *click for larger image

Datasheet

Title		Size	Date	Other Language
	LMH0340, LMH0040, LMH0070, LMH0050 3 Gbps, HD, SD, DVB-ASI SDI Serializer and Cable Driver with LVDS Interface	500 Kbytes	5-Oct-09

Featured Application Notes

Title		Size	Date	Other Language
	AN-1988: Application Note 1988 LMH0340 / LMH0341 SerDes Family LVDS Timing Overview	148 Kbytes	17-Jul-09
	AN-1971: Application Note 1971 Triple Rate SDI IP FPGA Resource Utilization on the SDXILEVK/AES-EXP-SDI-G Reference Design	195 Kbytes	6-May-09

More Application Notes

Title		Size	Date	Other Language
	AN-2002: Application Note 2002 Replacing the CLC014 Adaptive Cable Equalizer with the LMH0074	158 Kbytes	22-Sep-09
	AN-2003: Application Note 2003 Replacing the CLC012 Adaptive Cable Equalizer with the LMH0074	160 Kbytes	6-Oct-09
	AN-2004: Application Note 2004 Replacing the CLC016 Reclocker with the LMH0026	154 Kbytes	13-Oct-09
	AN-1977: Application Note 1977 LMH0346 Customization with SMBus	287 Kbytes	9-Jul-09
	AN-1983: Application Note 1983 LMH0356 Customization with SMBus	300 Kbytes	9-Jul-09

Design Tools

Title	Size	Date
SMBus User Information Note	291 Kbytes	24-Apr-2008

Reliability Metrics

Part Number	Process	EFR Reject	EFR Sample Size	PPM	LTA Rejects	LTA Device Hours	FITS	MTTF (Hours)
LMH0340SQ	BICMOS8B+	0	1152	0	0	743900	5	211083656
LMH0340SQE	BICMOS8B+	0	1152	0	0	743900	5	211083656
LMH0340SQX	BICMOS8B+	0	1152	0	0	743900	5	211083656

Note: The Early Failure Rates (EFR) were calculated as point estimate PPM based on rejects and sample size for EFR. The Long Term Failure Rates were calculated at 60% confidence using the Arrhenius equation at 0.7eV activation energy and derating the assumed stress temperature of 150°C to an application temperature of 55°C.

For more information on Reliability Metrics, please click here.