Features • 3.3V Single Supply Operation • CDS or S/H Processing • 35 MHz Channel Rate • Enhanced ESD Protection on Timing, Control and LVDS Pins • Low Power CMOS Design • 12 pin to 16 pin (selectable) LVDS serialized data output • 4-Wire Serial interface • 2 Channel Symmetrical Architecture • Independent Gain and Offset Correction for each Channel • Digital Black Level Calibration for each Channel • Digital White Level Calibration for each Channel • Programmable Input Clamp Description The LM98620 is a fully integrated, 10-Bit, 70 MSPS signal processing solution for high performance digital color copiers, scanners, and other image processing applications. High-speed signal throughput is achieved with an innovative six channel architecture utilizing Correlated Double Sampling (CDS), or Sample and Hold (SH) type sampling. 1x or 2x gain settings are available in the CDS/SH input stage. Each channel has a dedicated 1x to 10x (8 bit) PGA that allows accurate gain adjustment of each channel. The Digital White Level auto calibration loop can automatically set the PGA value to achieve a selected white target level. Each channel also has a ±4 bit coarse and ±10-bit fine analog offset correction DAC that allows offset correction before the sample-and-hold amplifier. These correction values can be controlled by an automated Digital Black Level correction loop. The PGA and offset DACs for each channel are programmed independently allowing unique values of gain and offset for each of the six channels. A 2-to-1 multiplexing scheme routes the signals to three 70MHz high performance ADCs. The fully differential processing channels achieve exceptional noise immunity, having a very low noise floor of -68.5dB. The 10-bit analog-to-digital converters have excellent dynamic performance making the LM98620 transparent in the image reproduction chain. Key Specification Maximum Input Level 1.2 Vp-p (CDS gain = 1.0) 0.58 Vp-p (CDS gain = 2.0) Input Sample Rate 5 to 35 MSPS - 6ch mode 10 to 35 MSPS - 3ch mode PGA Gain Range 1x to 10x (0 to 20 dB) CDS/SH Gain Settings 1x or 2.1x Total Channel Gain 1x to 21x (0 to 26 dB) PGA Gain Resolution 8 bits - Analog ADC Resolution 10 bits ADC Sampling Rate 10 to 70 MSPS SNR 68.5 dB (Gain = 1x) Offset DAC Range ±111 mV or ±59.5 mV- FDAC ±281 mV - CDAC Offset DAC Resolution ±10 bits - FDAC ±4 bits - CDAC Supply voltage 3.0V to 3.6V Power Dissipation 1.02 W (typical)

MY BRIEFCASE                                       Click any "Briefcase" icon to add an item

	Block Diagram click for larger image System Block Diagram

Datasheet

Title		Size	Date	Other Language
	LM98620 10-bit 70 MSPS 6 Channel Imaging Signal Processor with LVDS Output	151 Kbytes	21-Feb-08

Featured Application Notes

Title		Size	Date	Other Language
	AN-1727: Application Note 1727 Calibrating the ADC08xxxx Family of Ultra High-Speed Converters	72 Kbytes	6-Mar-08	日本語 中文

More Application Notes

Title		Size	Date	Other Language
	AN-1155: Application Note 1155 A Simple Software I2C Routine for the COP8	82 Kbytes	15-May-04
	AN-1260: Application Note 1260 Autonomous Fan Control for Processor Systems Using the LM85	74 Kbytes	10-Mar-04
	AN-1262: Application Note 1262 Four-Speed Fan Control Using Simple Remote Diode Temperature Sensor	70 Kbytes	1-Oct-02