Features • Internal start-up bias regulator • 3A compound main gate driver • Programmable line under-voltage lockout (UVLO) with adjustable hysteresis • Voltage mode control with feed-forward • Adjustable dual mode over-current protection • Programmable overlap or deadtime between the main and active clamp outputs • Volt x Second maximum duty cycle clamp • Programmable soft-start • Current sense leading edge blanking • Single resistor programmable oscillator • Oscillator up / down sync capability • Precision 5V reference • Thermal shutdown Description The LM5025B is a functional variant of the LM5025 active clamp PWM controller. The functional differences of the LM5025B are as follows: The maximum PWM duty cycle is limited to less than 75% to reduce voltage stress on the power MOSFETs. The CS2 hiccup mode threshold is increased to 0.5V The CS2 filter discharge device is disabled The VCC regulator continues to operate when the line UVLO is below the threshold of normal operation The VREF regulator is switched off when the line UVLO input falls below the operating threshold The internal 5k COMP pin pull-up resistor is removed The LM5025B PWM controller contains all of the features necessary to implement power converters utilizing the Active Clamp / Reset technique. With the active clamp technique, higher efficiencies and greater power densities can be realized compared to conventional catch winding or RDC clamp / reset techniques. Two control outputs are provided, the main power switch control (OUT_A) and the active clamp switch control (OUT_B). The two internal compound gate drivers parallel both MOS and Bipolar devices, providing superior gate drive characteristics. This controller is designed for high-speed operation including an oscillator frequency range up to 1MHz and total PWM and current sense propagation delays less than 100ns. The LM5025B includes a high-voltage start-up regulator that operates over a wide input range of 13V to 100V. Additional features include: Line Under Voltage Lockout (UVLO), softstart, oscillator UP/DOWN sync capability, precision reference and thermal shutdown.

MY BRIEFCASE                                       Click any "Briefcase" icon to add an item

Typical Application click for larger image	Block Diagram click for larger image

Datasheet

Title		Size	Date	Other Language
	LM5025B Active Clamp Voltage Mode PWM Controller	710 Kbytes	3-Mar-06

Featured Application Notes

Title		Size	Date	Other Language
	AN-1345: Application Note 1345 LM5025A Evaluation Board	671 Kbytes	17-Dec-04
	AN-1368: Application Note 1368 LM5115/5025A Evaluation Board	1364 Kbytes	5-Apr-05
	AN-1542: Application Note 1542 LM5115A Evaluation Board	1789 Kbytes	17-Mar-07	中文

More Application Notes

Title		Size	Date	Other Language
	AN-1368: Application Note 1368 LM5115/5025A Evaluation Board	1364 Kbytes	5-Apr-05
	AN-1542: Application Note 1542 LM5115A Evaluation Board	1789 Kbytes	17-Mar-07	中文
	AN-1875: Application Note 1875 LM5073HE Evaluation Board With Active Bridge	230 Kbytes	2-Jul-08
	AN-1574: Application Note 1574 LM5073 Evaluation Board	464 Kbytes	24-Apr-07
	AN-1345: Application Note 1345 LM5025A Evaluation Board	671 Kbytes	17-Dec-04

Design Tools

Title	Size	Date
LM5025B PSPICE model	301 Kbytes	21-Apr-2009

Reliability Metrics

Part Number	Process	EFR Reject	EFR Sample Size	PPM	LTA Rejects	LTA Device Hours	FITS	MTTF (Hours)
LM5025BMTC	ABCD150XV1	0	3868	0	0	2595000	2	736338335
LM5025BMTCX	ABCD150XV1	0	3868	0	0	2595000	2	736338335
LM5025BSD	ABCD150XV1	0	3868	0	0	2595000	2	736338335
LM5025BSDX	ABCD150XV1	0	3868	0	0	2595000	2	736338335

Note: The Early Failure Rates (EFR) were calculated as point estimate PPM based on rejects and sample size for EFR. The Long Term Failure Rates were calculated at 60% confidence using the Arrhenius equation at 0.7eV activation energy and derating the assumed stress temperature of 150°C to an application temperature of 55°C.

For more information on Reliability Metrics, please click here.