| |
LM20133 -
3A, PowerWise Synchronous Buck Regulator with Input Synchronization
|
|
|---|
Features
| | Input voltage range 2.95V to 5.5V |
| | Accurate current limit minimizes inductor size |
| | 97% peak efficiency |
| | Frequency synchronization pin |
| | 32 mΩ integrated FET switches |
| | Starts up into pre-biased loads |
| | Output voltage tracking |
| | Peak current mode control |
| | Adjustable Soft-Start with external capacitor |
| | Precision enable pin with hysteresis |
| | Integrated OVP, UVLO, power good and thermal shutdown |
| | eTSSOP-16 exposed pad package |
General Description
The LM20133 is a full featured synchronous buck regulator capable of delivering up to 3A of continuous output current. More...
Applications
| | Simple to design, high efficiency point of load regulation from a 5V or 3.3V bus |
| | High Performance DSPs, FPGAs, ASICs and microprocessors |
| | Broadband, Networking and Optical Communications Infrastructure |
| |
Typical Application
click for larger image
| Parameters | Values |
| Output Current |
3000 mA |
| Input Min Voltage |
2.95 Volt |
| Input Max Voltage |
5.5 Volt |
| Output Min |
0.8 Volt |
| Output Max |
5 Volt |
| Frequency Min |
460 kHz |
| Frequency Max |
1500 kHz |
| Efficiency (peak) |
96 % |
| On/Off Pin |
Yes |
| Error Flag |
Yes |
| SoftStart |
Yes |
| Sync Pin |
Yes |
| Inverting |
Undefined |
| Flyback |
Undefined |
| RegType |
Switching Regulator |
| Temperature Min |
-40 deg C |
| Temperature Max |
125 deg C |
| Adjustable Output |
Yes |
| Adj Switch Frequency |
Yes |
| PWM Mode |
Current Mode Control |
| Topology |
Synchronous Buck |
| Special Features |
Undefined |
| Step-Down |
Yes |
| Multiple Output Capability |
No |
| Output Power |
Undefined Watt |
| Output Voltage |
Undefined Volt |
| Output Range |
0.8V to 5.0V |
| Switching Frequency |
410 kHz |
| Feedback Voltage |
0.8 Volt |
| Regulator Family |
LM20k |
| PowerWise |
Yes |
| Synchronous Rectification |
Yes |
Typical Performance
click for larger image
| |
WEBENCH Live Simulation!
Also Recommended
| LM20123▲ | 3A, 1.5 MHz Switching Frequency |
| LM20124▲ | 4A, 1 MHz Switching Frequency |
| LM20125▲ | 5A, 500 KHz Switching Frequency |
| LM20134▲ | 4A, Input Synch (500 KHz - 1.5 MHz) |
| LM20143▲ | 3A, Adj Frequency (500 KHz - 1.5 MHz) |
| LM20144▲ | 4A, Adj Frequency (500 KHz - 1.5 MHz) |
| LM20145▲ | 5A, Adj Frequency (250 KHz - 750 KHz) |
| LM20154▲ | 4A, SYNCOUT |
| LM20242▲ | 36V, 2A Adj Frequency (250 KHz - 750 KHz) |
Additional Resources
Design Tools
Application Notes

Block Diagram
click for larger image
Block Diagram
| |
Datasheet
RoHS Compliance Information
| Size in Kbytes | Date |
 |
| LM20133 3A, PowerWise ® Synchronous Buck Regulator with Input Synchronization |
713 Kbytes |
16-Jan-08 |
Download |
LM20133 3A, PowerWise ® Synchronous Buck Regulator with Input Synchronization (Japanese)
 |
936 Kbytes |
|
 |
Package Availability, Models, Samples & Pricing
General Description
The LM20133 is a full featured synchronous buck regulator capable of delivering up to 3A of continuous output current. The
current mode control loop can be compensated to be stable with virtually any type of output capacitor. For most cases, compensating
the device only requires two external components, providing maximum flexibility and ease of use. The device is optimized to
work over the input voltage range of 2.95V to 5.5V making it suited for a wide variety of low voltage systems.
The device features internal over voltage protection (OVP) and over current protection (OCP) circuits for increased system
reliability. A precision enable pin and integrated UVLO allows the turn on of the device to be tightly controlled and sequenced.
Start-up inrush currents are limited by both an internally fixed and externally adjustable Soft-Start circuit. Fault detection
and supply sequencing is possible with the integrated power good circuit.
The switching frequency of the LM20133 can be synchronized to an external clock by use of the SYNC pin. The SYNC pin is capable
of synchronizing to input signals ranging from 500 kHz to 1.5 MHz.
The LM20133 is designed to work well in multi-rail power supply architectures. The output voltage of the device can be configured
to track a higher voltage rail using the SS/TRK pin. If the output of the LM20133 is pre-biased at startup it will not sink
current to pull the output low until the internal soft-start ramp exceeds the voltage at the feedback pin.
The LM20133 is offered in a 16-pin eTSSOP package with an exposed pad that can be soldered to the PCB, eliminating the need
for bulky heatsinks.
Reliability Metrics
| Part Number |
Process |
EFR Reject |
EFR Sample Size |
PPM |
LTA Rejects |
LTA Device Hours |
FITS |
MTTF (Hours) |
|
LM20133MH | CMOS7 | 0 | 18406 | 0 | 0 | 1089000 | 4 | 309006723
|
|
LM20133MHE | CMOS7 | 0 | 18406 | 0 | 0 | 1089000 | 4 | 309006723
|
|
LM20133MHX | CMOS7 | 0 | 18406 | 0 | 0 | 1089000 | 4 | 309006723
|
Note: The Early Failure Rates (EFR) were calculated as point estimate PPM based on rejects and sample size for EFR.
The Long Term Failure Rates were calculated
at 60% confidence using the Arrhenius equation at 0.7eV activation energy and derating the assumed stress
temperature of 150°C to an application temperature of 55°C.
For more information on Reliability Metrics, please click here.
Design Tools
| Title | Size in Kbytes |
Date |
 |
|
|
| Current Mode Modeling - Reference Guide |
1372 Kbytes |
1-Aug-2007 |
View Online |
Download |
|
| Understanding and Applying Current-Mode Control Theory |
427 Kbytes |
8-Jan-2008 |
View Online |
Download |
|
| Download LM20133 Design Spreadsheet |
|
|
View |
|
|
| Article - Reducing Buck Converter Input Capacitance through Multi-Phasing and Clock Synchronization |
|
|
View |
|
|
Application Notes
| Title | Size in Kbytes |
Date |
 |
| AN-1688: Application Note 1688 LM20133 Evaluation Board |
431 Kbytes |
30-Oct-07 |
Download |
AN-1688 (Japanese): Application Note 1688 LM20133 Evaluation Board
 |
909 Kbytes |
|
 |
| AN-1745: Application Note 1745 Powering FPGAs Using LM201xx PowerWise® Synchronous Buck Regulators |
117 Kbytes |
29-Oct-07 |
Download |
AN-1745 (Japanese): Application Note 1745 Powering FPGAs Using LM201xx PowerWise® Synchronous Buck Regulators
 |
138 Kbytes |
|
 |
AN-1745 (Chinese): Application Note 1745 Powering FPGAs Using LM201xx PowerWise® Synchronous Buck Regulators
|
231 Kbytes |
|
 |
| AN-1747: Application Note 1747 3A LM20k Reference Designs |
227 Kbytes |
9-Nov-07 |
Download |
| AN-1751: Application Note 1751 4A LM20k Reference Designs |
206 Kbytes |
9-Nov-07 |
Download |
More Application Notes
| Title | Size in Kbytes |
Date |
 |
| AN-1903: Application Note 1903 LM20136 Evaluation Board |
1924 Kbytes |
16-Jan-09 |
Download |
| AN-1689: Application Note 1689 LM20134 Evaluation Board |
733 Kbytes |
30-Oct-07 |
Download |
AN-1689 (Japanese): Application Note 1689 LM20134 Evaluation Board
 |
1054 Kbytes |
|
 |
[Information as of 7-Nov-2009]
|
|