Features • 20 to 85 MHz shift clock support • 50% duty cycle on receiver output clock • 2.5 / 0 ns Set & Hold Times on TxINPUTs • Low power consumption • ±1V common-mode range (around +1.2V) • Narrow bus reduces cable size and cost • Up to 2.38 Gbps throughput • Up to 297.5 Mbytes/sec bandwidth • 345 mV (typ) swing LVDS devices for low EMI • PLL requires no external components • Rising edge data strobe • Compatible with TIA/EIA-644 LVDS standard • Low profile 56-lead TSSOP package Description The DS90CR287 transmitter converts 28 bits of LVCMOS/LVTTL data into four LVDS (Low Voltage Differential Signaling) data streams. A phase-locked transmit clock is transmitted in parallel with the data streams over a fifth LVDS link. Every cycle of the transmit clock 28 bits of input data are sampled and transmitted. The DS90CR288A receiver converts the four LVDS data streams back into 28 bits of LVCMOS/LVTTL data. At a transmit clock frequency of 85 MHz, 28 bits of TTL data are transmitted at a rate of 595 Mbps per LVDS data channel. Using a 85 MHz clock, the data throughput is 2.38 Gbit/s (297.5 Mbytes/sec). This chipset is an ideal means to solve EMI and cable size problems associated with wide, high-speed TTL interfaces.

MY BRIEFCASE                                       Click any "Briefcase" icon to add an item

Typical Application click for larger image	Block Diagram click for larger image

Datasheet

Title		Size	Date	Other Language
	DS90CR287/DS90CR288A +3.3V Rising Edge Data Strobe LVDS 28-Bit Channel Link-85 MHz	365 Kbytes	9-Jul-04	日本語

Featured Application Notes

Title		Size	Date	Other Language
	AN-1538: Application Note 1538 Interfacing National’s DS90CR218A and LM98714	280 Kbytes	17-Mar-07	中文

More Application Notes

Title		Size	Date	Other Language
	AN-1538: Application Note 1538 Interfacing National’s DS90CR218A and LM98714	280 Kbytes	17-Mar-07	中文

Design Tools

Title	Size	Date
Channel Link Design Guide	3173 Kbytes	29-Mar-2007
28-Bit Channel Link Serializer / Deserializer Evaluation Board 20-85MHz

Reliability Metrics

Part Number	Process	EFR Reject	EFR Sample Size	PPM	LTA Rejects	LTA Device Hours	FITS	MTTF (Hours)
DS90CR287MTD	.35	0	19690	0	0	1425000	3	404347640
DS90CR287MTDX	.35	0	19690	0	0	1425000	3	404347640
DS90CR287SLC	.35	0	19690	0	0	1425000	3	404347640

Note: The Early Failure Rates (EFR) were calculated as point estimate PPM based on rejects and sample size for EFR. The Long Term Failure Rates were calculated at 60% confidence using the Arrhenius equation at 0.7eV activation energy and derating the assumed stress temperature of 150°C to an application temperature of 55°C.

For more information on Reliability Metrics, please click here.