5 MHz–35 MHz clock embedded and DC-Balancing 24:1 and 1:24 data transmissions
•
User defined Pre-Emphasis driving ability through external resistor on LVDS outputs and capable to drive up to 10 meters shielded
twisted-pair cable
•
User selectable clock edge for parallel data on both Transmitter and Receiver
•
Internal DC Balancing encode/decode – Supports AC-coupling interface with no external coding required
•
Individual power-down controls for both Transmitter and Receiver
•
Embedded clock CDR (clock and data recovery) on Receiver and no external source of reference clock needed
•
All codes RDL (random data lock) to support live-pluggable applications
•
LOCK output flag to ensure data integrity at Receiver side
•
Balanced TSETUP/THOLD between RCLK and RDATA on Receiver side
•
PTO (progressive turn-on) LVCMOS outputs to reduce EMI and minimize SSO effects
•
All LVCMOS inputs and control pins have internal pulldown
•
On-chip filters for PLLs on Transmitter and Receiver
•
Temperature range –40°C to +105°C
•
Greater than 8 kV HBM ESD tolerant
•
Meets AEC-Q100 compliance
•
Power supply range 3.3V ± 10%
•
48-pin TQFP package
Description
The DS90C241/DS90C124 Chipset translates a 24-bit parallel bus into a fully transparent data/control LVDS serial stream with
embedded clock information. This single serial stream simplifies transferring a 24-bit bus over PCB traces and cable by eliminating
the skew problems between parallel data and clock paths. It saves system cost by narrowing data paths that in turn reduce
PCB layers, cable width, and connector size and pins.
The DS90C241/DS90C124 incorporates LVDS signaling on the high-speed I/O. LVDS provides a low power and low noise environment
for reliably transferring data over a serial transmission path. By optimizing the serializer output edge rate for the operating
frequency range EMI is further reduced.
In addition the device features pre-emphasis to boost signals over longer distances using lossy cables. Internal DC balanced
encoding/decoding is used to support AC-Coupled interconnects.
The SERDES24-35 is an evaluation kit designed to demonstrate performance and capabilities of the DS90C124 and DS90C241 FPD-Link II Serializer/Deserializer Chipset.
The DS90C241 Serializer board accepts LVCMOS input signals and provides single serialized FPD-LInk II LVDS data pair as an output. The DS90C124 Deserializer board accepts the FPD-Link II LVDS serialized data stream and converts the data back into parallel LVCMOS signals and clock. USB cable is provided as a generic medium for the high speed data link. Jumpers and switches on the boards can be configured for evaluation of chipset features such as pre-emphasis, Progressive Turn On, etc.
Contents:
One DS90C241 Serializer board
One DS90C124 Deserializer board
One 2-meter high speed USB 2.0 cable (4-pin USB A to 5-pin mini USB)
Note: The Early Failure Rates (EFR) were calculated as point estimate PPM based on rejects and sample size for EFR.
The Long Term Failure Rates were calculated
at 60% confidence using the Arrhenius equation at 0.7eV activation energy and derating the assumed stress
temperature of 150°C to an application temperature of 55°C.
For more information on Reliability Metrics, please click here.
DS90UR905/6 FPD-Link II Automotive Display SerDes
Loading video...
DS90UR905/6 FPD-Link II Automotive Display SerDes Date: 8/24/2009 Length: 0:29:36
DS90C124
DS90C241
