CLC5903 - Dual Digital Tuner/AGC
Datasheet Packaging Samples & Pricing Reliability Knowledge Base

Features

Applications

78MSPS Operation
Low Power, 145mW/channel, 52MHz, Dec=192
Two Independent Channels with 14-bit inputs
Serial Daisy-chain Mode for quad receivers
Greater than 100dB image rejection
Greater than 100dB spurious free dynamic range
0.02Hz tuning resolution
User Programmable AGC with enhanced Power Detector
Channel Filters include a Fourth Order CIC followed by 21-tap and 63-tap Symmetric FIRs
FIR filters process 21-bit Data with 16-bit Programmable Coefficients
Two independent FIR coefficient memories which can be routed to either or both channels.
Flexible output formats include 12-bit Floating Point or 8, 16, 24, and 32 bit Fixed Point
Serial and Parallel output ports
JTAG Boundary Scan
8-bit Microprocessor Interface
128-pin PQFP and 128-pin FBGA packages
100% Software compatible with the CLC5902
Pin compatible with the CLC5902 except for VDD voltage

 

General Description


The CLC5903 Dual Digital Tuner / AGC IC is a two channel digital downconverter (DDC) with integrated automatic gain control (AGC). More...


Applications


Cellular Basestations
Satellite Receivers
Wireless Local Loop Receivers
Digital Communications

ParametersValues
Temperature Min -40 deg C
Temperature Max 85 deg C


Datasheet
RoHS Compliance Information Size in KbytesDate Click link below to Download
CLC5903 Dual Digital Tuner/AGC 698
Kbytes
9-Jun-04 Download

If you have trouble printing or viewing PDF file(s), see Printing Problems.


Package Availability, Models, Samples & Pricing
Part NumberPackageFactory Lead TimeModelsSamples &
Electronic
Orders
Budgetary PricingStd
Pack
Size
Package
Marking
Format
TypePinsSpec.MSL
Rating
Peak
Reflow
RoHS
Report
CAD
Symbols
WeeksQtyQty$US each
CLC5903SMFBGA128NOPB
STD
3
3
260
235
RoHS N/A Full productionN/A
Samples
Buy Now
1K+$19.00tray
of
168
NSUZXYYTTE#
CLC5903SM
8 weeks10
CLC5903CISMFBGA128NOPB3260RoHS N/A Full productionN/A
 
Buy Now
1K+$19.00tray
of
168
NSUZXYTTE#
CLC5903
CISM
8 weeksN/A
CLC5903VLAPQFP128NOPB
STD
3
3
245
245
RoHS N/A Full productionN/A
 
Buy Now
1K+$19.00tray
of
66
NSUZXYYTTE#
CLC5903VLA
6 weeks1000

General Description


The CLC5903 Dual Digital Tuner / AGC IC is a two channel digital downconverter (DDC) with integrated automatic gain control (AGC). The CLC5903 is a key component in the Enhanced Diversity Receiver Chipset (EDRCS) which includes one CLC5903 Dual Digital Tuner / AGC, two CLC5957 12-bit analog-to-digital converters (ADCs), and two CLC5526 digitally controlled variable gain amplifiers (DVGAs). This system allows direct IF sampling of signals up to 300MHz for enhanced receiver performance and reduced system costs.

The CLC5903 is an enhanced replacement for the CLC5902 in the Diversity Receiver Chipset (DRCS). The main improvements relative to the CLC5902 are a 50% increase in maximum sample rate from 52MHz to 78MHz, a 62% reduction in power consumption from 760mW to 290mW, and the added flexibility to independently program filter coefficients in the two channels.

The CLC5903 offers high dynamic range digital tuning and filtering based on hard-wired digital signal processing (DSP) technology. Each channel has independent tuning, phase offset, filter coefficients, and gain settings. Channel filtering is performed by a series of three filters. The first is a 4-stage Cascaded Integrator Comb (CIC) filter with a programmable decimation ratio from 8 to 2048. Next there are two symmetric FIR filters, a 21-tap and a 63-tap, both with independent programmable coefficients. The first FIR filter decimates the data by 2, the second FIR decimates by either 2 or 4. Channel filter bandwidth at 52MSPS ranges from ±650kHz down to ±1.3kHz. At 78MSPS, the maximum bandwidth increases to ±975kHz.

The CLC5903’s AGC controller monitors the ADC output and controls the ADC input signal level by adjusting the DVGA setting. AGC threshold, deadband+hysteresis, and the loop time constant are user defined. Total dynamic range of greater than 120dB full-scale signal to noise in a 200kHz bandwidth can be achieved with the Diversity Receiver Chipset.

Reliability Metrics


Part Number Process EFR Reject EFR Sample Size PPM LTA Rejects LTA Device Hours FITS MTTF (Hours)
CLC5903CISMCMOS917327137011030004312979261
CLC5903SMCMOS917327137011030004312979261
CLC5903VLACMOS917327137011030004312979261

Note: The Early Failure Rates (EFR) were calculated as point estimate PPM based on rejects and sample size for EFR. The Long Term Failure Rates were calculated at 60% confidence using the Arrhenius equation at 0.7eV activation energy and derating the assumed stress temperature of 150°C to an application temperature of 55°C.

For more information on Reliability Metrics, please click here.


[Information as of 7-Nov-2009]