Datasheet
Package Availability, Models, Samples & Pricing
| Obsolete Part | Alternate Part
or
Supplier | Source | Last Time Buy
Date |
CLC021VGZ-3.3
| CLC021AVGZ-3.3
| NATIONAL SEMICONDUCTOR
| 02/21/2003
|
CLC021VGZ-5.0
| CLC021AVGZ-5.0
| NSC
| 07/10/2003
|
General Description
The CLC021 SMPTE 259M Digital Video Serializer with EDH Generation and Insertion is a monolithic integrated circuit that encodes, serializes and transmits bit-parallel digital data conforming to SMPTE 125M and 267M component video and SMPTE 244M composite video standards. The CLC021 can also serialize other 8- or 10-bit parallel data. The CLC021 operates at data rates from below 100 Mbps to over 400 Mbps. The serial data clock frequency is internally generated and requires no external frequency setting, trimming or filtering components*.
Functions performed by the CLC021 include: parallel-to-serial data conversion, ITU-R BT.601-4 input data clipping, data encoding using the SMPTE polynomial (X9+X4+1), data format conversion from NRZ to NRZI, parallel data clock frequency multiplication and encoding with the serial data, and differential, serial output data driving. The CLC021 has circuitry for automatic EDH character and flag generation and insertion per SMPTE RP-165. The CLC021 has an exclusive built-in self-test (BIST) and video test pattern generator (TPG) with 16 component video test patterns: reference black, PLL and EQ pathologicals and modified colour bars in 4:3 and 16:9 raster formats for NTSC and PAL formats*.
The CLC021 has inputs for enabling sync detection, non-SMPTE mode operation, enabling the EDH function, NRZ/NRZI mode control and an external reset control. Outputs are provided for H, V and F bits, new TRS sync character position indication, ancilliary data header detection, NTSC/PAL raster indication and PLL lock detect. Separate power pins for the output driver, VCO and the serializer improve power supply rejection, output jitter and noise performance.
The CLC021AVGZ-5.0V is powered by a single +5V supply. The CLC021AVGZ-3.3V is powered by a single +3.3V supply. Power dissipation is typically 235 mW including two 75 back-matched output loads. The device is packaged in a JEDEC metric 44-lead PQFP.
Reliability Metrics
| Part Number |
Process |
EFR Reject |
EFR Sample Size |
PPM * |
LTA Rejects |
LTA Device Hours |
FITS |
MTTF (Hours) |
|
CLC021AVGZ-3.3 | CMOS7 | 0 | 13906 | 0 | 0 | 862500 | 5 | 244736730
|
|
CLC021AVGZ-5.0 | CMOS7 | 0 | 13906 | 0 | 0 | 862500 | 5 | 244736730
|
Note: The Early Failure Rates were calculated as point estimates. The Long Term Failure Rates were calculated
at 60% confidence using the Arrhenius equation at 0.7eV activation energy and derating the assumed stress
temperature of 150°C to an application temperature of 55°C.
For more information on Reliability Metrics, please click here.
Design Tools
| Title | Size in Kbytes |
Date |
 |
|
|
| SMPTE 259M Digital Video Serializer with EDH Generation / Insertion Evaluation Board |
2 Kbytes |
12-Oct-2007 |
View |
|
|
[Information as of 21-Nov-2008]
|
RoHS Compliance Information