Features • Internal sample-and-hold circuit and precision reference • Low power consumption • Clock Duty Cycle Stabilizer • Single +3.0V supply operation • Power-down mode • Offset binary or 2's complement output data format • 60-pin LLP package, (9x9x0.8mm, 0.5mm pin-pitch) Description The ADC12DC080 is a high-performance CMOS analog-to-digital converter capable of converting two analog input signals into 12-bit digital words at rates up to 80 Mega Sample Per Second (MSPS). These converters uses a differential, pipelined architecture with digital error correction and an on-chip sample-and-hold circuit to minimize power consumption and the external component count, while providing excellent dynamic performance. A unique sample-and-hold stage yields a full-power bandwidth of 1 GHz. The ADC12DC080 may be operated from a single +3.0V power supply. A power-down feature reduces the power consumption to very low levels while still allowing fast wake-up time to full operation. The differential inputs provide a 2V full scale differential input swing. A stable 1.2V internal voltage reference is provided, or the ADC12DC080 can be operated with an external 1.2V reference. Output data format (offset binary versus 2's complement) and duty cycle stabilizer are pin-selectable. The duty cycle stabilizer maintains performance over a wide range of clock duty cycles. The ADC12DC080 is available in a 60-lead LLP package and operates over the industrial temperature range of −40°C to +85°C. Key Specification Resolution 12 Bits Conversion Rate 80 MSPS SNR (fIN = 170 MHz) 69.5 dBFS (typ) SFDR (fIN = 170 MHz) 83 dBFS (typ) Full Power Bandwidth 1 GHz (typ) Power Consumption 600 mW (typ) Applications • High IF Sampling Receivers • Wireless Base Station Receivers • Test and Measurement Equipment • Communications Instrumentation • Portable Instrumentation

Application Circuit MY BRIEFCASE                                       Click any "Briefcase" icon to add an item

Typical Application click for larger image Application Circuit	Block Diagram click for larger image Block Diagram
Typical Performance click for larger image DNL

Datasheet

Title		Size	Date	Other Language
	ADC12DC080 Dual 12-Bit, 80 MSPS A/D Converter with CMOS Outputs	426 Kbytes	13-Nov-08	日本語

Featured Application Notes

Title		Size	Date	Other Language
	AN-769: Dynamic Specifications for Sampling A/D Converters	128 Kbytes	5-Aug-95

More Application Notes

Title		Size	Date	Other Language
	AN-1261: Application Note 1261 Power Supply Effects on Noise Performance	78 Kbytes	16-Mar-07	中文