Features • 1.1 GHz Full Power Bandwidth • Internal sample-and-hold circuit • Low power consumption • Internal precision 1.0V reference • Single-ended or Differential clock modes • Clock Duty Cycle Stabilizer • Dual +3.3V and +1.8V supply operation • Power-down and Sleep modes • Offset binary or 2's complement output data format • Pin-compatible: ADC14155, ADC11C125, ADC11C170 • 48-pin LLP package, (7x7x0.8mm, 0.5mm pin-pitch) Description The ADC12C170 is a high-performance CMOS analog-to-digital converter capable of converting analog input signals into 12-Bit digital words at rates up to 170 Mega Samples Per Second (MSPS). This converter uses a differential, pipelined architecture with digital error correction and an on-chip sample-and-hold circuit to minimize power consumption and the external component count, while providing excellent dynamic performance. A unique sample-and-hold stage yields a full-power bandwidth of 1.1 GHz. The ADC12C170 operates from dual +3.3V and +1.8V power supplies and consumes 715 mW of power at 170 MSPS. The separate +1.8V supply for the digital output interface allows lower power operation with reduced noise. A power-down feature reduces the power consumption to 5 mW while still allowing fast wake-up time to full operation. In addition there is a sleep feature which consumes 50 mW of power and has a faster wake-up time. The differential inputs provide a full scale differential input swing equal to 2 times the reference voltage. A stable 1.0V internal voltage reference is provided, or the ADC12C170 can be operated with an external reference. Clock mode (differential versus single-ended) and output data format (offset binary versus 2's complement) are pin-selectable. A duty cycle stabilizer maintains performance over a wide range of input clock duty cycles. The ADC12C170 is pin compatible with the ADC14155, ADC11C125 and ADC11C170. It is available in a 48-lead LLP package and operates over the industrial temperature range of −40°C to +85°C. Key Specification Resolution 12 Bits Conversion Rate 170 MSPS SNR (fIN = 70 MHz) 67.2 dBFS (typ) SFDR (fIN = 70 MHz) 85.4 dBFS (typ) ENOB (fIN = 70 MHz) 10.8 bits (typ) Full Power Bandwidth 1.1 GHz (typ) Power Consumption 715 mW (typ) Applications • High IF Sampling Receivers • Wireless Base Station Receivers • Power Amplifier Linearization • Multi-carrier, Multi-mode Receivers • Test and Measurement Equipment • Communications Instrumentation • Radar Systems

Also Recommended ADC12V170▲ Lower Noise LVDS Outputs LMH6552 Low-distortion, High-bandwidth Driver application circuit MY BRIEFCASE                                       Click any "Briefcase" icon to add an item

Typical Application *click for larger image application circuit	Block Diagram *click for larger image
Typical Performance *click for larger image noise vs. fin

Datasheet

Title		Size	Date	Other Language
	ADC12C170 12-Bit, 170 MSPS, 1.1 GHz Bandwidth A/D Converter with CMOS Outputs	473 Kbytes	28-Apr-09	日本語

Featured Application Notes

Title		Size	Date	Other Language
	AN-769: Dynamic Specifications for Sampling A/D Converters	128 Kbytes	5-Aug-95

More Application Notes

Title		Size	Date	Other Language
	AN-1261: Application Note 1261 Power Supply Effects on Noise Performance	78 Kbytes	16-Mar-07	中文

Design Tools

Title	Size	Date
Evaluation Boards & Development Systems