PACKAGING
lqa24a.gif


Small Footprint. Cool Thermal Performance. Low Profile.

LLP Chip Scale Packaging.


National's New Thermally Enhanced
Package Offers Optimum Performance In A Minumum Of Space

LLP Chip Scale Package
 
Reliability
  • High PCB density 0.8 mm max. package height
  • 8-Pin dual-in-line to 44-Pin quad configuration
  • 0.5 mm - 0.8 mm lead pitch (depending on lead count)
  • Inherent coplanarity
  • Soldering exposed die attach pad to PCB offers optimal thermal performance, enhances package self-alignment to PCB during reflow.
  • Uses standard SMT placement and reflow equipment
  • Negligible package lead inductance for faster signal response, less cross talk, and ground bounce
 
  • Passes all standard product reliability tests:
    • OPL, THBT, Temp cycle, Autoclave, and ESD
  • Passes all standard board level reliability tests:
    • Drop, Vibration, and 3-point bend
  • Meets JEDEC moisture sensitivity level 1

Video

 
Links


image_llp_rework_s.jpg
LLP Rework Procedure (5:00)

Image_Camera_Icon.gif    Click to View
Encoded in RealVideo SureStream Format 

 

For technical questions regarding TI and National Semiconductor products:
  • TI E2E™ Community (engineer-to-engineer online forums where you can ask questions to your fellow engineers and TI experts, as well as search for similar questions/answers)
  • TI Product Information Center (TI's email/phone support hotline for your region of the world)