|
Features
Input frequency range from 30 MHz to 95 MHz
Support display resolutions XGA (1024x768), WXGA (1280x768), HDTV I (1280x768), HDTV II (1366x768) and HDTV - (1280x800)
Embedded gate array for custom panel timing
LVDS single pixel input (8-bit/6-bit) interface (FPD-Link)
RSDS dual bus output (8-bit/6-bit)
Drives RSDS column drivers up to 47.5 MHz clock
Flexible RSDS data output mapping for Bottom or Top mount
RTC (Response time compensation) function
2 Wired Serial EEPROM Interface support (RTC LUT)
Interface with external frame memory
Virtual 8-bit color depth in FRC/Dithering mode
Supports Graphics Controllers with spread spectrum interface for lower EMI
Supports external Spread Spectrum (SSCG)
DE only mode
CMOS circuitry operates from 3.0V–3.6V; 0°C–70°C
176 LQFP package with body size 24 mm x 24 mm x 1.4 mm, 0.5 mm pitch
Description The FPD87352CXA is an integrated FPD-Link™ + RSDS + TFT-LCD Timing Controller. The logic architecture is implemented using
standard and default timing controller functionality based on an Embedded Gate Array. The device is reconfigurable to the
needs of a specific application by providing user-defined specifications or customer supplied VHDL/Verilog code.
The FPD87352CXA is an ideal Timing Controller for LCD TV Applications. It has a unique feature, RTC that will improve the
intra-gray level response time of a LCD TV panel. Improving the intra-gray level response time of the LCD panel will result
in a dramatically improved Motion Picture Image Quality of video content that are displayed on the LCD panel. The RTC feature
is accomplished through application of a Boost or Overdrive Voltage that will force the LC material to respond more rapidly.
This Boost or Overdrive is accomplished through combination of an internal or external EEPROM LUT (Look Up Table), which contains
the boost/overdrive levels, and external memory that acts as a Frame Buffer.
The FPD87352CXA is a timing controller that combines an LVDS single pixel input interface with National's Reduced Swing Differential
Signaling (RSDS) output column driver interface for XGA/WXGA/HDTV I,II,- resolutions. It resides on the Flat Panel Display
and provides the data buffering and control signal generation. FPD-Link, a lower dynamic power, low EMI (Electro Magnetic
Interference) interface is used between this timing controller and the host system. A RSDS interface is used between the timing
controller and the column drivers.
The dual 13/10 pair differential bus conveys up to 24-bit color data for XGA, WXGA and HDTV panels.
|
|
