LP2995 - DDR Termination Regulator
Datasheet Packaging Samples & Pricing Eval. Boards Reliability Application Notes Knowledge Base

Features
•Low output voltage offset
•Works with +5v, +3.3v and 2.5v rails
•Source and sink current
•Low external component count
•No external resistors required
•Linear topology
•Available in SO-8, PSOP-8 or LLP-16 packages
•Low cost and easy to use

General Description

The LP2995 linear regulator is designed to meet the JEDEC SSTL-2 and SSTL-3 specifications for termination of DDR-SDRAM. More...


Applications

•DDR Termination Voltage
•SSTL-2
•SSTL-3
  Typical Application
click for larger image


ParametersValues
Input Min Voltage 2.2 Volt
Input Max Voltage 5 Volt
Output Current 1500 mA
Standards DDR
External Components 3
Independent Power/Analog Rails No
On/Off Pin No
Reference Output 1.25 Volt
Thermal Protection No
Error Flag No
Quiescent Current 0.25 mA
RegType LDO
Temperature Min 0 deg C
Temperature Max 125 deg C


Typical Performance

click for larger image


  Also Recommended
LM2744▲Switching Termination Regulator
LP2996▲Has Sd, Split Rails, And Thermal Protection
LP2994▲Has Shutdown Capability
Additional Resources
Application Notes


Block Diagram

click for larger image



Datasheet
RoHS Compliance Information Size in KbytesDate Click link below to Download
LP2995 DDR Termination Regulator 679
Kbytes		 16-Jun-06 Download
LP2995 DDR Termination Regulator (Japanese)
 349 Kbytes   Download

If you have trouble printing or viewing PDF file(s), see Printing Problems.


Package Availability, Models, Samples & Pricing
Part NumberPackageFactory Lead TimeModelsSamples &
Electronic
Orders		Budgetary PricingStd
Pack
Size		Package
Marking
Format
TypePinsSpec.MSL
Rating		Peak
Reflow		RoHS
Report		CAD
Symbols		WeeksQtyQty$US each
LP2995LQEVALDDR Termination RegulatorFull productionN/A
 
Buy Now 		1+$10.501-
8 weeksN/A
LP2995M-EVALDDR Termination RegulatorFull productionN/A
 
Buy Now 		1+$10.501-
8 weeksN/A
LP2995LQLLP16NOPB
STD		3
1		260
235		RoHS Download Full productionN/A
 
Buy Now 		1K+$0.56reel
of
1000		NS
UZXYTT
L00005B
8 weeks2000
LP2995LQXLLP16NOPB3260RoHS Download Lifetime buyN/A
 
Buy Now 		1K+$0.56reel
of
4500		NS
UZXYTT
L00005B
8 weeks5000
LP2995MSOIC NARROW8NOPB
STD		1
1		260
235		RoHS Download Full productionN/A
Samples
Buy Now 		1K+$0.56rail
of
95		NSZXTT
2995M
8 weeks2000
LP2995MXSOIC NARROW8NOPB
STD		1
1		260
235		RoHS Download Full productionN/A
 
Buy Now 		1K+$0.56reel
of
2500		NSZXTT
2995M
6 weeks15000
LP2995MRPSOP8NOPB
STD		3
3		260
260		RoHS Download Full productionN/A
Samples
Buy Now 		1K+$0.56rail
of
95		NSXYTT
LP2995
8 weeks1000
LP2995MRXPSOP8NOPB
STD		3
3		260
260		RoHS Download Full productionN/A
 
Buy Now 		1K+$0.56reel
of
2500		NSXYTT
LP2995
8 weeks40000

Obsolete Versions

Obsolete PartAlternate Part or SupplierSourceLast Time Buy Date
LP2995LQX
LP2995MR
NATIONAL SEMICONDUCTOR
01 Dec 2009

General Description

The LP2995 linear regulator is designed to meet the JEDEC SSTL-2 and SSTL-3 specifications for termination of DDR-SDRAM. The device contains a high-speed operational amplifier to provide excellent response to load transients. The output stage prevents shoot through while delivering 1.5A continuous current and transient peaks up to 3A in the application as required for DDR-SDRAM termination. The LP2995 also incorporates a VSENSE pin to provide superior load regulation and a VREF output as a reference for the chipset and DDR DIMMS.

Patents Pending

Reliability Metrics

Part Number Process EFR Reject EFR Sample Size PPM LTA Rejects LTA Device Hours FITS MTTF (Hours)
LP2995LQCS065238968520440200011249079519
LP2995LQXCS065238968520440200011249079519
LP2995MCS065238968520440200011249079519
LP2995MRCS065238968520440200011249079519
LP2995MRXCS065238968520440200011249079519
LP2995MXCS065238968520440200011249079519

Note: The Early Failure Rates (EFR) were calculated as point estimate PPM based on rejects and sample size for EFR. The Long Term Failure Rates were calculated at 60% confidence using the Arrhenius equation at 0.7eV activation energy and derating the assumed stress temperature of 150°C to an application temperature of 55°C.

For more information on Reliability Metrics, please click here.


Application Notes

TitleSize in Kbytes Date Click link below to Download
AN-1241: Application Note 1241 LP2995 Evaluation Board 373
Kbytes		 25-Sep-02 Download
AN-1254: Application Note 1254 DDR-SDRAM Termination Simplified Using a Linear Regulator 49
Kbytes		 1-Oct-02 Download

If you have trouble printing or viewing PDF file(s), see Printing Problems.

More Application Notes

TitleSize in Kbytes Date Click link below to Download
AN-1268: Application Note 1268 LP2996 Evaluation Board 67
Kbytes		 5-Dec-02 Download
AN-1813: Application Note 1813 LP2998 Evaluation Board 975
Kbytes		 10-Mar-08 Download

If you have trouble printing or viewing PDF file(s), see Printing Problems.

[Information as of 8-Nov-2009]