COP912C - 8-Bit Microcontrollers

COP912C

8-Bit Microcontrollers

Overview

Compare

Parametrics

Documents

Order

Packaging

Reliability

Description
Note: COP8SA devices are instruction set and pinout compatible supersets of the COP912C devices, and are replacements for these in new designs when possible.

The COP912C ROM based microcontrollers are integrated COP8(tm) Base core devices with smaller memory (768 bytes), and fewer on-board features. These single-chip CMOS devices are suited for lower-functionality applications where system cost is of prime consideration. Pin and software compatible (different Vcc range) 4k/32k OTP versions are available (COP87LxxCJ/RJ Family). Erasable windowed versions are available for use with a range of COP8(tm) software and hardware development tools.

Family features include an 8-bit memory mapped architecture, 10MHz CKI with 2.5us(912C) or 2us(912CH) instruction cycle, one multi-function 16-bit timer/counter with PWM, MICROWIRE/PLUS(tm) serial I/O, power saving HALT mode, three clock modes, high current outputs, software selectable I/O options, multi-volt operation and 20 pin packages.

Devices included in this datasheet are:

Device Memory (bytes) RAM (bytes) I/O Pins Packages Temperature Comments

COP912C 768 ROM 64 16 20 DIP/SOIC 0 to +70°C 2.3v - 4.0v

COP912CH 768ROM 64 16 20 DIP/SOIC 0 to +70°C 4.0v - 5.5v

MY BRIEFCASE

Click any "Briefcase" icon to add an item

COP912C

Parameters Values

Code Memory 768 Bytes

Code Type ROM

RAM Size Bytes 64 Bytes

I/O 15

Halt/Idle Yes

Wakeup No

TO Timer No

Supply Min 2.5 Volt

Supply Max 6 Volt

Interrupts 3

Interface Type Microwire

USART Interface No

Datasheet
Title Size Date Other
Language

COP912C 8-Bit Microcontroller 275
Kbytes 22-Aug-00

Featured Application Notes
Title Size Date Other
Language

AN-1297: Application Note 1297 Comparison of COP8SAx7 to the Flash Based COP8TAx9 Family - Hardware and Software Considerations 85
Kbytes 18-Mar-04 中文

More Application Notes
Title Size Date Other
Language

AN-1099: Application Note 1099 Creating a Multitasking Kernel for the COP8 Microcontroller 168
Kbytes 4-Oct-04

Part Number(s) (NSID)	Top View	Availability	Current Reported Stock	Budgetary Pricing	Standard Pack Size
COPC912-XXX/WM RoHS	SOIC WIDE	Production Lead Time: N/A	Contact your distributor	$1.82 each at 10000+ pcs	rail of 36
COPCH912-XXX/WM RoHS	SOIC WIDE	Production Lead Time: N/A	Contact your distributor	$2.06 each at 10000+ pcs	rail of 36
COPC912-XXX/N RoHS		Production Lead Time: N/A	Contact your distributor	$1.91 each at 10000+ pcs	rail of 18
COPCH912-XXX/N RoHS		Production Lead Time: N/A	Contact your distributor	$1.95 each at 10000+ pcs	rail of 18

Part Number(s) (NSID)	Type	Pins	RoHS	CAD Symbols	Models	Package Marking Format
COPC912-XXX/WM	SOIC WIDE	20	RoHS	N/A	N/A	NSUZXYTTE# COPC912 -XXX/WM
COPCH912-XXX/WM	SOIC WIDE	20	RoHS	N/A	N/A	NSUZXYTTE# COPCH912 -XXX/WM
COPC912-XXX/N	MDIP	20	RoHS	N/A	N/A	NSUZXYYTTE# COPC912-XXX/N
COPCH912-XXX/N	MDIP	20	RoHS	N/A	N/A	NSUZXYYTTE# COPCH912 -XXX/N

Reliability Metrics

Part Number Process EFR Reject EFR Sample Size PPM LTA Rejects LTA Device Hours FITS MTTF (Hours)

COPC912-XXX/N CS200* 0 9850 0 0 3375000 2 957665465

COPC912-XXX/WM CS200* 0 9850 0 0 3375000 2 957665465

COPCH912-XXX/N CS200* 0 9850 0 0 3375000 2 957665465

COPCH912-XXX/WM CS200* 0 9850 0 0 3375000 2 957665465

Note: The Early Failure Rates (EFR) were calculated as point estimate PPM based on rejects and sample size for EFR. The Long Term Failure Rates were calculated at 60% confidence using the Arrhenius equation at 0.7eV activation energy and derating the assumed stress temperature of 150°C to an application temperature of 55°C.

For more information on Reliability Metrics, please click here.

[Information as of 22-Nov-2009]