






Note: For Reference Only



Cold Fire® MCF5282 Processor

NOTE: the MCF5282 is in a 256 pin MAPBGA package.

NOTE: default setting for JP7 is fitted.

NOTE: default setting for JP6 is jumpers fitted across pins 1 & 2 and 3 & 4 - Flash = CS0 and FSRAM = CS1.

MOTOROLA SPS TSPG - TECD ColdFire Group

Title		Motorola MCF5282/NSC DP83847 App. Note	
Size	C	Document Number	CID Working Draft
Date	Friday, July 09, 2004	Sheet	1 of 2

These schematics are provided for reference only. For any designs based on these schematics always contact National Semiconductor Corporation BEFORE initiating PCB manufacturing and ask for your design to be reviewed. Copyright (c) 2004 National Semiconductor Corporation. All Rights Reserved. Unpublished rights reserved under the copyright laws of the United States of America, other countries and international treaties. These schematics are provided without fee. Permission to use, copy, store, modify, disclose, transmit or distribute the schematics is granted, provided that this copyright notice must appear in any copy, modification, disclosure, transmission or distribution of the schematics. National Semiconductor Corporation retains all ownership, copyright, trade secret and proprietary rights in the schematics. THESE SCHEMATICS HAVE BEEN PROVIDED "AS IS", WITHOUT EXPRESS OR IMPLIED WARRANTY INCLUDING, WITHOUT LIMITATION, IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR USE AND NON-INFRINGEMENT.

Note: For Reference Only

