Communications Infrastructure Solutions from National Semiconductor
Home->Applications / Solutions->Communications Infrastructure

Communications Infrastructure


National's Communications Infrastructure Solutions Optimize System Efficiency

National Semiconductor's communications infrastructure solutions and subsystems are designed to meet the needs of wired data centers, wireless base stations and merchant power applications. They maximize system efficiency, increase power density and deliver outstanding system performance. National's easy-to-use online design tools and reference designs simplify the design process making it easier and faster to get your designs to market. 

News@National Newsletter - Communications Infrastructure Solutions (including ADC16V130, LMH6517 Dual DVGA, & LMK04000 Clock Conditioner)

 

 

 

Reference Designs (All)

Design Information

Signal Path

Clock & Timing

  • AN-1721 - High-Speed ADCs - Interfacing, Driving, and Clocking
  • AN-1926 - Introduction to M-LVDS and Clock and Data Distribution Applications
  • AN-1503 - Designing an ATCA Compliant M-LVDS Clock Distribution Network
  • Challenges of clocking a high-definition world (Part 1 / Part 2)
  • AN-1910 - LMK04000 Family Phase Noise Characterization
  • AN-1879 - Designing a fractional N PLL
  • AN-1173 - High-Speed Bus LVDS Clock Distribution Using the DS92CK16 Clock Distribution

 

Interface

  • AN-1881 - Improving Electromagnetic Noise Immunity in Serial Communications Systems
  • SignalPath Designer #110 Extending the Signal Path Over Data Transmission Lines (PDF)
  • Signal-Path Designer® #107 Delay Calibration of Signal Path Interconnect (PDF)
  • AN-1821 - CPRI Repeater System
  • AN-1729 - DP83640 IEEE 1588 PTP Synchronized Clock Output
  • AN-1541 - Driving Signals Over XAUI Backplanes Using DS42MB100/B200/BR400
  • AN-1399 - Enabling Redundancy in Multi-Gigabit Links with DS40MB200
  • AN-1398 - PCB Design Techniques for DS40MB200
  • AN-1389 - Setting Pre-Emphasis Level for DS40MB200 4Gb/s Mux/Buffer
  • AN-1887 - Expanding the Payload with National’s FPGA-Link

Power Management

System Monitoring & Reconfiguration

 

 

 

Signal-Path Designer Articles
Published every other month, the Signal-Path Designer newsletter's feature articles cover signal-path design techniques.

Power Designer Articles
Published bi-monthly, Power Designer's technical articles cover key power design tips and techniques for today's design engineers.

Isolated Supply Overview and Design Trade-Offs

Technology Edge App Notes
National's monthly analog design technical journal.

News@National Newsletter
Stay up to date with the latest products, tools, and design tips. Sign up today!

Related Sites

 

 

WHAT'S NEW
Featured Products
  • PowerWise® AVS Technology - Closed loop optimization technology reduces active and standby energy consumption of digital processors, ASICs, and SoCs by as much as 60% (overview video)
  • Dual 16-bit, 160 MSPS ADC with industry leading dynamic performance and smallest footprint
  • 1.2 GHz, low power dual DVGA; drives National’s high speed 16-bit ADCs – needs parametric data
  • High Performance Frequency Synthesizer System with Integrated VCO
  • LMK04xxx - Precision Clock Conditioners Low-Noise Clock Jitter Cleaner with Cascaded PLLs
  • 5 GBPS Quad PCI Express Transceiver for reach extension
  • 6.4 GBPS Quad Bi-Directional Transceiver for SATA/SAS and more
  • Dual Synchronous Emulated Current-Mode Controller
  • 42V, 2A Constant On-Time Switching Regulator with Adjustable Current Limit

 

Reference Designs
Design Information


MY BRIEFCASE                                         Remove all from My Briefcase 
Click any "Briefcase" icon to add an item