

MPL PHY Layer Overview

National Semiconductor
Application Note 1311
J. Goldie
January 2004



Why MPL (Mobile Pixel Link)?

No existing interconnect standard meets the severe constraints for use within small handheld electronic devices. Existing interface technology such as LVDS, RSDS, and CMADS did save power, wiring and EMI in Notebook PCs a generation ago, but tomorrow's cellular handsets and PDA demand still lower power, lower number of wires and lower EMI. Mobile Pixel Link (MPL) provides an optimized interface between video ports on sources and targets. Its three main attributes are: Few wires (2 active lines), Low Power, and Very Low EMI.

The MPL Link

To gain its system benefits of low power and low EMI, MPL uses small-magnitude current signaling transmission. The two logic states are determined by the magnitude of the current that is sourced from the receiver to the transmitter. The two currents can be thought of as an AC current riding on a DC bias current. Typically the two currents are 150 μA and 450 μA and considered to be $\pm 150 \mu\text{A}$ riding on a constant 300 μA .

MPL defines the high current (i.e. 450 μA) as a Logic LOW and the low current (150 μA) as the Logic HIGH. The current is sunk by the driver and returned to the receiver via the MG (VSSA) pin. The MPL Ground should have a nearby, low impedance path back to its origination at the receiver. Also, by keeping the ground near by the signal line the resulting ring area is minimized and EMI is less due to the current-mode switching, low current magnitudes, and small ring area.

In comparison to other signaling standards, MPL switches current an order of magnitude less than LVDS (3.5 mA vs. 300 μA) and also has a voltage swing that is also smaller (20 mV vs. 350 mV). This lowers the power dissipation and also noise generation. When the link powers up, the Slave is initialized to the current magnitude that the driver is pulling. This optimizes signal quality and maximizes noise margins for the link in both directions.

MPL uses National's WhisperBus™ technology as a basis of its physical layer. Variations of WhisperBus technology have been employed in large format TFT-LCD displays for the same reasons it is being applied to the portable handheld applications. MPL adopts the basics of the WhisperBus PHY and adds a power saving (sleep) mode, bi-directional data transmission capability, and its own mobile optimized protocol (currently in definition, CY2004). A basic MPL link is shown in Figure 1. The Master resides next to the host (BBP, μP , or Imager) and the Slave resides next to the Display or target device.

WhisperBus™ is a trademark of National Semiconductor Corporation.




FIGURE 1. MPL Link Bus Configuration

The MPL Line Driver

The MPL Line Driver features a two-state current sink. The magnitude of the current is determined by the input state (LVCMOS). The Line Driver does not set the voltage on the line as this is set by the receiver on the link. The Line Driver is able to accommodate a wide range of receiver voltages. This allows for the Line Driver and Receiver devices to be powered from different supply rails if desired. The current sources in the receiver may also be turned off, reducing line current to zero and providing a very low power sleep or MPL off state. A simplified Line Driver is shown in Figure 2. When the DEnable* (internal signal) is LOW, the Idata switch is connect to the MPL signal line and a current of magnitude (Idata) is sunk by the driver. When the Din internal signal is Low the 2Idata is also switched in, thus 3xIdata is sunk by the driver. When the Din is High, the 2xIdata switch is open and the other state (Idata) is obtained. If both are open (DEnable* = High), the driver is off, and no current is sunk by the driver. Logically, MPL defines a Logic Low as the higher current magnitude (3 X Idata) and a Logic High as the lower current magnitude (1 X Idata). Idata may be set from 100 μA to 200 μA on the initial MPL Test device (LM2500 -test chip). The design of the driver is compatible with core rails that are extremely low down to a few hundred milliVolts. Also the return path for the current is directly via the MG (MPL Ground) pin. From a driver implementation, the MC (Clock) and the MD (Data) outputs are the same.




FIGURE 2. MPL Line Driver

The MPL Receiver

The MPL receiver detects the current state on the bus, converts it to a voltage, and amplifies that to standard logic levels and whether current is present or not. The receiver also provides line termination, eliminating the need of an external termination resistor simplifying system design and saving PCB real estate. A current sense circuit is also included in the receiver that informs a Slave device to power up or down when a signal is sensed. The Master device monitors the current flow in the MD line when the link is off as this indicates a service request from the Slave.




FIGURE 3. MPL Receiver

The MPL Transceiver

A transceiver may be constructed by combining a Line Driver and a Receiver circuit. For the Master device, the default for MD is a Line Driver and the Receiver block may be powered off to reduce current demand. During a Read_Data transaction, the Master's MD line driver may be switch off the bus or powered down during the reverse data flow of a Read trans-

action. For a Slave device the default for MD is a receiver with the MD line driver powered off (again for power saving reasons). When a Read_Command transaction is received, the TA' (Turn Around) phase is long enough to allow the Slave's MD Line Driver to power up and its MD receiver may be switched off the line or powered off.

MPL Bus Configuration

The basic MPL link is comprised of two active signal lines and a signal ground return (MG). The clock (MC) is single direction and is always sourced by the Master device. The data signal (MD) is synchronous to the clock in the Master to Slave direction utilizing both clock edges. This aids in keeping clock rates lower for power, noise, and EMI reasons. The MD data signal is a half-duplex bi-directional line. To support a Data In (Read) transaction, the direction of the data signal may be turned around. In the normal configuration, Data Out (Write) the Master's MD Receiver and the Slave's MD Line Driver are powered off to conserve power. Time is provided in the Turn Around (TA) periods to power them up and down when they are required.


MPL acknowledges that the video paths are unique and generally point-to-point in today's systems. Being point-to-point allows optimization of the electrical properties of the link. As it has internal termination, an optimal transmission line is more easily constructed, without the worry and impact of stubs for example. In addition, the location of the devices (display, camera, etc) it serves are generally physically separated, and thus a serial point-to-point link serves them better than routing a multi-drop or multi-point link. Finally, as the MPL link has only two active wires, the overhead of multiple MPL interfaces is low cost and space/pin count efficiency compared to parallel buses.

MPL Data Signaling Rates

The basic data rate for the LM2500/1/2 Transceivers are up to 160 Mbps in the Master-to-Slave direction. In this mode the maximum transmission rate is 160 Mbps (6.25 ns unit interval), and the clock is 80 MHz since both edges of the clock are used. Using both edges allows for a low frequency clock signal (vs. 160 MHz single-edge), which aids in reducing EMI. For the back channel, (Data flow from Slave-to-Master) only the rising edge of the clock is used by the Slave to gate the data, allowing more time for data sampling in the Slave-to-Master direction based on the Master supplied clock. By maintaining the 80 MHz clock, an 80 Mbps back channel transmission rate is supported.

The current basic transmission rate is ≤ 160 Mbps with extensions to 200 Mbps and 400 Mbps. It is foreseen in the future that the physical layer is capable of operating into the Gigabit per second range. These higher data rates are under study now.

MPL Data Signaling Rates (Continued)



20093404

FIGURE 4. MPL Serial Bus Timing—Dual and Single Edge Timing

MPL Bus Phases

There are four bus phases on the MPL serial bus. These are determined by the state of the MC and MD lines. Two of the bus phases have options. The MPL bus phases are shown in *Table 1. MPL Link Phases*.

TABLE 1. MPL Link Phases

Name	MC State	MD State	Phase Description	Pre-Phase	Post-Phase
Link-Off (O)	0	0	Link is Off, no current flow or transmission	A, I or LU	LU
Idle (I)	A	L	Data is static (Low)	A or LU	A or O
Active (A)	Command (C)	X	Command information	LU, A, I	A, I, or O
	Turn Around (TA', TA'')	L/O/L	Turn Around—MD line is OFF to turn around the direction		
	Data In (DI)	X	Data In (Read)—includes Command, TA', TA'' sub phases		
	Data Out (DO)	X	Data Out (Write)—includes Command, Data Out phases		
Link-Up (LU)	Master (M)	LHL	Master initiated Link-Up	O	A, I, or O
	Slave (S)	LHL	Slave requested Link-Up		
	Dual (D)	LHL	Dual requested Link-Up		


Notes on MC/MD Line State:
 0 = no line current (off)
 L = Logic Low—The higher level of current on the MC and MD lines
 H = Logic High—The lower level of current on the MC and MD lines
 X = Low or High
 A = active clock

Power Up/Down

In the Power-Save mode (OFF), both MD and MC drivers and are turned off with zero line current flowing. The Master may inform the Slave to LINK-UP by driving the MC line Low for 12 clocks (t_1)—Point A. Next it drives the MC line High for 12 clocks (t_2). On the Low-to-High transition—Point B, the Slave's current sources are optimized to maximize noise margins. Finally the Master drives both MC and MD to a

stable Low state for 12 clocks (t_3). The LINK-UP phase requires 36 cycles to complete. The Master may now send data (active), idle the bus or return to Link-Off.

In the *Figure 5* example, an IDLE bus phase is shown with duration of time t_4 after which the bus is active and the "High" start bit on MD initiates the transfer of information—Point C.



20093405

FIGURE 5. MPL Link-Up Request—Master Initiated

Note that the Master is in Power_Save mode, as the Link is off, and the Master's PLL is running and locked to its source (application dependant—not required if host provides a high speed clock).

The Slave has the capability to inform the Master to power-up also. This is accomplished by the Slave driving the MD line to a logic Low until the Master responds with the MC signal driven Low also. The Master detects the presence of current flowing in the MD line and generates an INTR signal that informs the local host of the Slave's Link-up request.

The host clears the INTR by de-asserting the PS* pin and then the Master drives the MC line Low also for a minimum of 12 clock cycles. The Slave detects the Low MC state and then turns off its MD Driver before the MC High-to-Low transition. The Master sensing the MD line is off then drives the MD lines to a static Low. After another duration of 12 clock cycles, the bus phase is now in an IDLE state and may remain in IDLE, power back off (Link Off), or become active as shown in *Figure 6*. Note that t_3 depends upon system (host) response time.

Power Up/Down (Continued)




FIGURE 6. MPL Link-Up Request — Slave Initiated

Figure 7 illustrates the timing when both the Slave and Master initiate a link-up request at about the same time. Due to flight times the timing may overlap. Thus this sequence is available to link-up the MPL bus for this situation. The bus has zero current flowing in both lines (MC and MD) in the Link-Off phase. If both the Master and the Slave initiate a power-up sequence at approximately the same time (both MC and MD are driven Low) the Slave then detects that the

Master is driving the MC line and then disables its MD driver (see MDs). The Master detects the MC Low and then initiates a standard Master initiated power up sequence as shown in Figure 5. After this, the bus phase is now in an IDLE state (or may become active) and may remain in IDLE, power back off, or become active as shown in Figure 7. Note that in Figure 7, control signals are not shown.





FIGURE 7. MPL Link-Up — Dual Requested

Interconnect Media

PCB traces, flex cables, or short cables can be used for interconnects. The exact type and configuration depends upon actual system requirements. These include length of the interconnect, mechanical restrictions, and EMC requirements. Flex interconnects provide an economical interconnect and are commonly used in small applications. Single sided flex interconnects are the lowest cost, but tend to be higher in impedance and offer limited shielding. These are normally sufficient for slower data rates and in low noise applications. Microstrip (double sided flex) provides a more controlled impedance path and 50Ω lines are easily obtain-

able with common dimensions. An additional benefit is the ground layer shielding and optional ground guard traces. At a minimum, three signal lines could be used. Two for the MD and MC line and a shared ground return. The MG ground should have a ground connection at both ends of the link to minimize ground loops. Examples of single and double sided cross sections are shown in *Figure 8*.

Connector details are also application dependant. However, Plug or ZIF connectors are commonly used as they are only used on one side (not on flex side) and are offered in small footprints and are economical compared to pin and socket type connectors.



20093408

FIGURE 8. Flex Media Cross Sections

How Far/How fast?

Initial MPL applications are initially targeted up to 40, 80, and 160 Mbps in the forward direction. This is determined mainly by the Camera array size and clock rate or by the display's resolution. A doubling of data rate is planned to 320 Mbps and simulations predict that Gigabit rates are entirely feasible. Data signaling rate is also a factor of drive current and line length and media quality and impedance control. Most display applications are single direction or have lite back channel needs. Thus to simplify implementation, the clock is always sourced from the Master to the Slave. To maximize timing margins, a half rate back channel with single edge clocking is supported—see *Figure 4*.

The target applications for MPL are small portable equipment such as cell phones and PDAs. Inside these, interconnects of 5-10-15 cm (2-4-6 inch) are common. MPL interfaces tend to be less than 30 cm in total length. As discussed above, length is also related to media quality, data rate, and drive current (I_{data}) setting.

MPL Power Dissipation

MPL saves power in many ways. First, a low current-mode signaling scheme is used for data transmission. The magnitude of current is in the low 100's of μA for systems capable of several hundred megabits per second. The low current and current sources tend to limit switching spikes, noise, and generates only a small delta voltage on the line. With the small voltage on the line, power is saved in not having to charge/discharge the line/load capacitance as much compared to a larger swing signaling transmission scheme. The chipset also has a power-save (Link Off) feature that shuts off the interface current when it is not needed to save even

more system power. Lastly, by sending data and clock separately, the receiver and possibly the transmitter (if a high speed clock is already available) does not require a power consuming PLL block or encoders.

EMI—

MPL is expected to generate very small amounts of EMI due to:

- 10 mV transition (small dV/dT)
- 150/450 μA signaling states
- current-mode transmission with soft edges
- small current loop between the signal line and MPL ground
- at frequency clock
- dedicated current return path/small ring antenna

Also, WhisperBus has been shown to greatly reduce EMI in flat panels when compared to 3V single ended transmission. National has received reports of less EMI for WhisperBus interfaces than TFT panels that employ RSDS (Reduced LVDS signaling of 200 mV) from Notebook Display Customers.

EMS/RFI—

While MPL uses a small swing and low current, it is still robust. This is related to the fact that it uses a low impedance termination to ground and low impedance lines (50Ω) which both help to minimize noise pick up.

On RFI tolerance, National plans tests soon, to date we have done some preliminary tests on a large flat panel that used WB for the data lines and RSDS (LVDS) for the clock line.

EMS/RFI— (Continued)

For these tests, cell phone antennas were placed on the targeted traces along with a 5W CB Radio (49 MHz) while transmitting voice. Under the testing the WB lines showed no errors based on the column driver error rate pin in test mode. The RSDS/LVDS line was found to fail first! This is believed to be related to the transmission scheme and termination. LVDS tends to be 100Ω terminated with high common-mode impedance, thus a noise signal can couple on and create common-mode modulations that eventually breaks the receiver detection circuitry and corrupts the differential signal. On the other had, WB (MPL) is terminated to an AC ground point with a low impedance, thus a stronger signal is needed to generate a voltage to upset the data! Also, MPL is a 50Ω impedance to ground vs. LVDS which depending upon design may be many kΩ or even greater to ground. (Cell phones used: 2 different Samsung Sprint PCS phones and a Nokia 5190). Other factors that impact system RFI tolerance include system grounding, shielding and interconnect design.

MPL Standard

The physical (MPL-0) and link layers for MPL is currently under study by leading edge system manufacturers, silicon providers, and other interested parties.

Summary

MPL that sets it apart from other Interfaces is its focus on Video applications for portable applications. Notable features are:

- Few Wires
- Low Power
- Low EMI
- Simple Protocol/Low Gate Count
- Video Focused
- Bi-directional Point-to-Point link
- Open Standard/Multiple Sources
- Megapixels @ milliwatts!

References

1. MPL Standard V.002, MPL Consortium, 2003
2. WhisperBus—various documents, National Semiconductor Corp.
3. LM2500 Datasheet, Test Chip, National Semiconductor Corp.
4. LM2501 Datasheet, Advance Information, Jan. 2004, National Semiconductor Corp.
5. LM2502 Datasheet, Preliminary, Jan. 2004, National Semiconductor Corp.
6. www.mobilepixellink.org

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

BANNED SUBSTANCE COMPLIANCE

National Semiconductor certifies that the products and packing materials meet the provisions of the Customer Products Stewardship Specification (CSP-9-111C2) and the Banned Substances and Materials of Interest Specification (CSP-9-111S2) and contain no "Banned Substances" as defined in CSP-9-111S2.



National Semiconductor
Americas Customer
Support Center
Email: new.feedback@nsc.com
Tel: 1-800-272-9959

www.national.com

National Semiconductor
Europe Customer Support Center
Fax: +49 (0) 180-530 85 86
Email: europe.support@nsc.com
Deutsch Tel: +49 (0) 69 9508 6208
English Tel: +44 (0) 870 24 0 2171
Français Tel: +33 (0) 1 41 91 8790

National Semiconductor
Asia Pacific Customer
Support Center
Email: ap.support@nsc.com

National Semiconductor
Japan Customer Support Center
Fax: 81-3-5639-7507
Email: jpn.feedback@nsc.com
Tel: 81-3-5639-7560